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In this work, we investigate the charge trapping behavior in InGaZnO4 (IGZO) thin-film transistors
with amorphous Al2O3 (alumina) gate insulators. For thicknesses 10 nm, we observe a positive
charge generation at intrinsic defects inside the Al2O3, which is initiated by quantum-mechanical
tunneling of electrons from the semiconductor through the Al2O3 layer. Consequently, the drain current
shows a counter-clockwise hysteresis. Furthermore, the de-trapping through resonant tunneling causes
a drastic subthreshold swing reduction. We report a minimum value of 19mV/dec at room temperature,
which is far below the fundamental limit of standard field-effect transistors. Additionally, we study the
thickness dependence for Al2O3 layers with thicknesses of 5, 10, and 20 nm. The comparison of two
different gate metals shows an enhanced tunneling current and an enhanced positive charge generation
for Cu compared to Cr. Published by AIP Publishing. [http://dx.doi.org/10.1063/1.4972475]
I. INTRODUCTION
In the last 60 years, silicon metal-oxide-semiconductor
(MOS) field-effect transistors (FETs) have been employed as
the main workhorse of the electronics industry. Traditionally,
gate insulator/semiconductor interface traps and bulk insulator
charges in MOSFETs have mainly played a role while testing
the device reliability under high-electric field stress. In this
context, the subthreshold swing (SS) increase as well as the
threshold voltage (VTh) shift have been used as tools to inves-
tigate the charge trapping mechanisms.1,2
Charge trapping has been utilized for information stor-
age in the field of floating gate memory technology3 (i.e.,
flash4). In such devices, the charge is stored on a floating
metal layer by tunneling of channel carriers through a thin
SiO2 barrier at high electric fields. Ideally, all charge carriers
are transferred back and forth between the semiconductor
and the floating gate. However, defect generation and charge
trapping in the thin SiO2 tunnel layer have been observed,
which caused reliability issues.5 Thus, the physics of charge
generation in SiO2 has been intensively investigated.
6–8
In 2007, high-k dielectrics have entered the silicon elec-
tronics industry with the aim to reduce the power dissipation
in MOSFETs.9 In the meantime, they have gained popularity
for high mobility semiconductors such as Ge and III–V,10
oxide semiconductors,11 and organic semiconductors.12
Nevertheless, their larger ionic bonding character compared
to SiO2 results in an increased number of interface and intrin-
sic defects, especially oxygen vacancies (VO),
13 which are
highly susceptible to charge trapping.14 Particularly in flexible
electronics, defects in high-k dielectrics have to be carefully
considered due to the low temperature process requirement of
most substrates,15 which can result in larger intrinsic defect
concentrations.
In this work, we investigate the charge trapping effects
in flexible InGaZnO4 (IGZO
16) top-gate thin-film transistors
(TFTs) based on thin Al2O3 (alumina) gate insulator layers
deposited by low temperature atomic-layer deposition
(ALD). For 20 nm thick Al2O3, we observe a typical inter-
face charge trapping behavior17–21 with a clock-wise hystere-
sis of the drain current ID and a SS degradation. When the
Al2O3 thickness is scaled down to 5 nm, channel carriers can
tunnel into the gate electrode leading to a positive charge
generation inside the gate insulator and counter-clockwise
hysteresis of ID. Moreover, the de-trapping of these
charges reduces the SS below the conventional FET limit of
60mV/dec at room temperature.21,22 Since the trapping/de-
trapping is reversible upon cycling, we assume that the
intrinsic defect states in the low-temperature, amorphous
Al2O3 are responsible for the observed behavior. We find
that charge trapping and de-trapping is increased for devices
with Cu gate metals compared to Cr gate metals, which we
attribute to the larger work function of the former.
II. EXPERIMENTAL DETAILS
A. Fabrication
The TFTs were fabricated on a flexible free-standing
50 lm thick polyimide foil. The device schematic and the
process flow are depicted in Fig. 1(a). The inset on the top
right shows an optical micrograph of a TFT and the inset on
the bottom right shows a photograph of a fully processed
substrate. The fabrication process was performed as follows:
First, the substrates were cleaned in acetone and 2-propanol
by sonication in an ultrasonic bath for 5min. Afterwards the
substrate was annealed in an air oven at 200 C for 24 h.
Before the definition of the active layers, a 50 nm thick SiNX
passivation layer was deposited on both sides of the substrate
by plasma-enhanced chemical vapor deposition at 150 C.a)Electronic mail: dausa@ife.ee.ethz.ch.
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The first functional layer was Ti/Au/Ti (5/30/5 nm) which
served as source/drain contacts. It was electron-beam evapo-
rated and structured by optical lithography and lift-off. Then,
a UV-ozone cleaning for 1min was performed in order to
remove any organic residues. The 15 nm thick semiconduc-
tor was RF magnetron sputtered at room temperature from
an InGaZnO4 target and structured by optical lithography
and wet chemical etching. The Al2O3 gate insulators with
different thicknesses were deposited by thermal atomic-layer
deposition at 150 C. Contact holes were defined by optical
lithography and wet chemically etched. Finally, a 20 nm
thick Cu or Cr layer was electron-beam evaporated (substrate
rotating at an angle of 30). The layer was structured thereaf-
ter by optical lithography and wet chemical etching to define
the top gate contacts.
B. Electrical characterization
All electrical measurements were performed on a probe
station at ambient conditions with a semiconductor device
analyzer (Agilent technologies, B1500A). The TFT transfer
characteristics were acquired in the linear transistor opera-
tion regime at a drain-source voltage VDS¼ 100mV. For the
display and calculation of the SS, the moving average with a
series of n¼ 5 data points was applied. To reliably measure
the gate bias stress (Section III B), the maximum gate-source
electric field EGS for pre-bias stress transfer characteristics
was set to 1 MV/cm. This resulted in an initial ID hysteresis
below 100mV. Each gate bias stress test was performed on
virgin devices. The gate bias stress was applied for 10 s at a
constant VDS of 100mV.
III. RESULTS AND DISCUSSION
In the beginning of this section, the positive charge gen-
eration and subsequent de-trapping in the Cu gate TFTs with
a 5 nm thick Al2O3 is displayed and explained. Afterwards,
the charge trapping behavior in Cu gate TFTs with different
Al2O3 thicknesses is investigated. Subsequently, the Cu and
Cr gate metals for 5 nm thick Al2O3 thick TFTs are com-
pared. Finally, the device stability of Cu gate TFTs with
5 nm thick Al2O3 is analyzed.
A. Thin-film transistors with 5nm thick alumina gate
insulators and Cu gate electrodes
The transfer characteristic of Cu gate TFTs with 5 nm
thick Al2O3 gate insulators is displayed in Fig. 1(b). The ID
shows a counter-clockwise hysteresis which indicates the
trapping of positive charges at positive gate-source voltages
VGS. The tunneling of electrons through the Al2O3 gate insu-
lator at positive VGS is visible in the gate current IG. Similar
positive charge generation close to the anode in the presence
of electron tunneling has previously been reported in MOS
structures.7,8 During the VGS back sweep, the positive
charges are neutralized by electrons from the gate. The
occurrence of a broad IG peak in the range of VGS¼60.5V
indicates that the de-trapping happens through resonant
tunneling.23–26 The charge generation mainly occurs when
the semiconductor is in accumulation, whereas the de-
trapping happens simultaneously with the TFT switching
transition. This effect is visualized by the SS with a mini-
mum value of 153mV/dec in the VGS forward sweep, which
then reduces to a minimum value of 44mV/dec in the VGS
back sweep because of simultaneous de-trapping. Thus, the
back sweep SS overcomes the fundamental limit of standard
FETs at room temperature.21,22 Here, the SS acts as a mea-
sure for the de-trapping behavior. The SS decrease indicates
an electron movement into the gate insulator during the VGS
back sweep. This movement is opposite to the commonly
reported SS increase from charge trapping where the elec-
trons are trapped in the VGS forward sweep and released in
the VGS back sweep.
18,19
To identify the main contributors for the defect forma-
tion, the device morphology, alumina composition, and defect
energy distribution are examined. The device stack is studied
by scanning-electron microscopy (SEM) and the composition
of the Al2O3 gate insulator is analyzed by Rutherford back-
scattering spectrometry (RBS) and helium elastic recoil detec-
tion (He-ERD). The defect energy distribution and the Al2O3
bandgap are analyzed by optical absorption measurements.
The device cross-section is displayed in Fig. 2(a). The
gate/source overlap and TFT channel area are indicated, and
the layers exhibit a homogeneous coverage of the device
topography. Fig. 2(b) summarizes the results of RBS and
He-ERD. The O/Al ratio of 1.52 confirms the desired stoichi-
ometry of Al2O3. About 7% of hydrogen (H/O ratio) has
FIG. 1. Characteristics of a Cu/Al2O3/InGaZnO4 thin-film transistor with an Al2O3 thickness of 5 nm. (a) Device schematic and fabrication flow. The top-
right inset shows a microscope image and on the bottom-right a photograph of the fully processed flexible thin-film transistors is displayed. (b) Transfer
characteristic with drain current ID and absolute gate current jIGj. The drain-source voltage is constant at 100mV. (c) Subthreshold swing SS of the charac-
teristic shown in (b).
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been detected within the film, which agrees with the previous
reports on Al2O3 thin films deposited by the atomic-layer
deposition at 150 C.27 A large defect density inside the Al2O3
thin-film can be deduced from the significant H-concentration.
Fig. 2(c) displays the optical absorption spectrum of a 100 nm
thick Al2O3 layer deposited on a quartz substrate. The sub-
strate influence has been eliminated by measuring beforehand
an uncoated quartz reference. The overall absorption magni-
tude is low which is expected for a wide-bandgap insulator
material. The large peak at 0.45 eV is magnified in the inset,
where the corresponding wavenumbers are displayed. The
peak can be related to Al-OH stretching vibrations.28 From
the rise in absorption at 6.4 eV, we estimated the bandgap of
Al2O3 to be 6.4–6.5 eV assuming a direct transition.
29,30
Additionally, two broad defect-related peaks at 5.5 eV and
1.9 eV can be discerned. Both could be related to electron cap-
turing and electron release of negatively charged VO, respec-
tively. These absorption energies agree with simulated
transition levels of VO in amorphous alumina.
31
B. Characteristics of alumina gate insulators
with thicknesses from 5nm to 20nm
In the following, the influence of the alumina gate insu-
lator thickness for TFTs with Cu gate electrodes is evaluated.
For that, the tunneling currents (IG) through Al2O3 are com-
pared, and the possible charge carrier transport mechanisms
are discussed.
In recent literature, various tunneling mechanisms for
Al2O3 thin-films have been considered. Among those are,
e.g., space-charge controlled field-emission,32,33 Poole-
Frenkel conduction34,35 and multi-phonon trap ionization.36
First, the forward conduction mechanism (Fig. 3) is ana-
lyzed. In Fig. 3(a), the forward tunneling currents for differ-
ent Al2O3 thicknesses are compared. The differences
between the tunneling currents after normalization on the
electric field lead to the conclusion that classic band-to-band
tunneling like Fowler-Nordheim tunneling cannot be the
dominant conduction process.37
The space-charge controlled field-emission model has
been studied for different Al2O3 thicknesses
32 and different
ALD temperatures.33 It has been found that the model signif-
icantly underestimates the current transport at low electric
fields for layers <7 nm and thin-films deposited at an ALD
temperature150 C. Thus, we exclude the space-charge con-
trolled field-emission from our considerations. Consequently,
the enhanced tunneling currents at low EGS< 3 MV/cm indi-
cate a trap-assisted tunneling mechanism through the Al2O3
insulators with thicknesses 10 nm.32–34,38 The temperature
dependence (from 25 to 46 C) of the forward tunneling cur-
rent for 5 nm thick Al2O3 is displayed in the Arrhenius plot in
the inset of Fig. 3(a). In Fig. 3(b), the forward tunneling cur-
rent is shown in a Poole-Frenkel plot. The mismatch for dif-
ferent Al2O3 thicknesses clearly shows that Poole-Frenkel
emission, although it accounts for temperature dependence,
FIG. 2. Structural and elemental analysis (a) Cross-section scanning-electron micrograph of a Cu/Al2O3/InGaZnO4 thin-film transistor with an Al2O3 thickness
of 5 nm. (b) Elemental analysis of the 5 nm thick Al2O3 layer. Rutherford backscattering spectrometry (RBS) is used for aluminum and oxygen, and helium
elastic recoil detection (He-ERD) is used for hydrogen. (c) Optical absorption spectrum of a 100 nm thick Al2O3 layer.
FIG. 3. Forward gate current IG of Cu gate thin-film transistors with different Al2O3 gate insulator thicknesses. (a) Log-scale forward sweep IG. The inset
shows the temperature dependence of the forward IG for 5 nm thick Al2O3. The band diagrams
31,36,41–43 on the right schematically show the generation of posi-
tive charges at defects for 5 and 10 nm, and the electron trapping in defect states for 20 nm. (b) Poole-Frenkel plot.
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cannot be the governing mechanism in the EGS -range of inter-
est. Consequently, the strong temperature dependence as well
as the increased low-EGS current for thinner layers let us con-
clude that, although the other tunnel mechanisms may contrib-
ute, multi-phonon trap ionization36,39,40 is the dominant current
transport process in Al2O3 layers with thicknesses 10 nm.
The band diagram for the studied material system is
constructed based on Cu,41 Al2O3,
36,42 and IGZO43 from lit-
erature (see Fig. 3(a) on the right). The obtained band offset
values are indicated in the sketch on the bottom-right. The
displayed defect level (dashed line) shows the neutral-to-
negative (0/) VO transition.31 The band diagram on the top-
right depicts the energy release of electrons upon entrance
into the Cu gate metal44,45 and positive charge generation.
Traditionally, the positive charge generation has been attrib-
uted to impact ionization.7,8 This effect is caused by tunnel
electrons and previously an energy release of 2 eV has
been found to be sufficient to release electrons from intrinsic
trap states located inside the band gap of insulating materi-
als.46 Due to the broad defect energy distribution in amor-
phous alumina,47 even smaller energies may excite bound
electrons from deep defect levels and thus promote their
release into the gate electrode. A second possible cause of
the positive charge generation may be local heating45 which
then could allow for further multi-phonon ionization pro-
cesses48 to take place at the Cu/Al2O3 interface.
The tunneling current for Al2O3¼ 20 nm is negligible up
to 3 MV/cm, which indicates that the trap-assisted tunnel cur-
rent is strongly suppressed when scaling up the insulator thick-
ness. Due to the existence of trap states throughout the
insulator, electron trapping is expected for traps, which are in
tunnel distance to the IGZO semiconductor. For 20 nm thick
Al2O3, these trapped electrons cannot be injected into the gate
electrode due to their relatively large distance, and hence they
are temporarily stored on defect levels in the gate insulator
(Fig. 3(a), sketch on the bottom-right). This results in an effec-
tive negative charge density close to the semiconductor/insula-
tor interface, which is typically observed in IGZO TFTs.49,50
Fig. 4 indicates the back sweep IG peaks, which occur
for Al2O3 thicknesses 10 nm. This observation leads to the
conclusion that the forward tunneling current activates the
charge trapping, and thus the positive charges are generated
when scaling down the Al2O3 thickness 10 nm. Instead,
when the trap-assisted forward tunneling current is suppressed
(Al2O3¼ 20 nm), there is no negative IG peak visible. The
peaks indicate resonant tunneling into the positively charged
trap states23–26 (see sketch on the right of Fig. 4). The temper-
ature dependent measurements (see inset, top-right) show that
at 42 C, a second defect level can be ionized. We identified
dangling bonds of aluminum atoms as well as the positively
charged VO as possible defect types responsible for the posi-
tive charge and resonant tunneling peaks.31,51
The TFTs with different Al2O3 thicknesses have been
tested in gate bias stress measurements. The resulting thresh-
old voltage shift DVTh and subthreshold swing change DSS
are displayed in Figs. 5(a) and 5(b), respectively. While
TFTs with a 20 nm thick Al2O3 show negative charge trap-
ping accompanied by a SS increase, the TFTs with a 5 nm
thick Al2O3 exclusively show positive charge trapping and a
SS decrease. For 10 nm thick Al2O3, there is a transition
between the two mechanisms at EGS¼ 4 MV/cm. For 5 nm
thick Al2O3, the strongest gate bias stress condition of 5
MV/cm results in a DSS of 70mV/dec leading to a minimum
SS of 19mV/dec for the measurement after bias stress.
C. Comparison of Cu and Cr gate electrodes for TFTs
with 5nm thick alumina gate insulators
In Fig. 6(a), the minimum SS for Cr and Cu gate metals
is displayed. For both gate electrodes, the SS decreases with
FIG. 4. Linear-scale gate current IG: the back sweep IG shows negative
peaks for 5 nm and 10 nm thick Al2O3. The inset (top-right) shows the tem-
perature dependence of the back sweep IG peaks for 5 nm thick Al2O3. The
band diagram31,36,41–43 (bottom-right) schematically shows resonant tunnel-
ing of electrons from the gate electrode into positively charged defect states.
FIG. 5. Changes of Cu gate thin-film transistor parameters after gate bias
stress measurements for different Al2O3 gate insulator thicknesses. (a)
Threshold voltage shift DVTh. (b) Subthreshold swing change DSS.
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an increasing maximum gate-source voltage VGS, max which
is related to a larger charge generation at higher EGS.
However, the change is more significant for Cu gates. As
shown previously, the forward IG is strongly related to the
positive charge generation (see Sec. III B). Here, the integral
of the negative back sweep IG over VGS is taken as a relative
measure for the amount of de-trapped positive charge. In
Fig. 6(b), the forward tunneling current density and the nor-
malized de-trapping integral for the Cr and Cu gate electro-
des are compared. From both quantities, it can be deduced
that the positive charge generation is strongly enhanced for
Cu gate metals compared to Cr. The results can be related to
the work functions of both materials. The Cu work function
is 4.65 eV, and the Cr work function is 4.5 eV.41 Hence,
the energy released by tunnel electrons and the probability to
charge a defect is higher for Cu compared to Cr. This effect
is schematically depicted in Fig. 6(c). Nevertheless, it has to
be noted that an additional chemical interaction between the
electrode material and Al2O3 cannot be excluded.
D. Device stability
The device stability for TFTs with a 5 nm thick Al2O3
gate insulator and Cu gate electrode has been investigated.
In Fig. 7(a), the IG for different VGS, max is shown. At VGS,max
¼62.5V, the positive IG hysteresis is reversed compared
to smaller VGS, max (see arrows at positive VGS). A clockwise
positive IG hysteresis indicates an overall capacitive device
behavior whereas a counter-clockwise positive IG hysteresis fol-
lowed by an IG crossing has been found in resistive switching
applications where the defects form a conductive filament
through the insulator.52–54 Interestingly, the center of the trap
charge distribution (negative peak of IG) shifts to negative VGS
when VGS, max is increased, which could be due to a greater
depth of charges inside the gate insulator or a change in the
dominant energy level of the charged trap states. In Fig. 7(b),
the convergence of the back sweep SS during 100 VGS sweeps
is displayed. There are minor instabilities at VGS, max¼62.5V,
however, the devices recover during cycling with the majority
of minimum SS values around 27mV/dec. The stability upon
cycling gives another indication that the material is not degraded
by defect generation and in contrast the defect charging is per-
formed on previously described intrinsic defect states.55,56
IV. CONCLUSIONS
We reported a tunneling activated charge trapping phe-
nomenon which significantly alters the device behavior of
our IGZO TFTs. The main difference from usual charge
trapping observations is the polarity of the trap charge
inside the gate insulator. Usually, channel carriers are
trapped. However, in this case, the tunneling of channel
FIG. 6. Comparison of Cu and Cr gate electrodes in thin-film transistors (TFTs) with 5 nm thick Al2O3. (a) Minimum subthreshold swing for different maxi-
mum gate-source voltages VGS, max. (b) Maximum forward tunnel current density and normalized de-trapping integral for the negative gate current peaks. (c)
Band diagram31,36,41–43 schematically indicating the difference of the two gate materials at the same voltage drop across the insulator. The energy release of
tunnel electrons is larger for a Cu gate electrode compared to Cr.
FIG. 7. Thin-film transistor device stability. (a) Gate current IG as a function of the maximum gate-source voltage VGS, max. The arrows indicate the IG hystere-
sis direction. The magnified area shows the negative IG peaks at VGS, max 2V (b) Minimum subthreshold swing of the VGS back sweep for 100 cycles at dif-
ferent VGS, max.
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carriers activates the charge trapping of the opposite sign.
This mechanism leads to two main observations: (1) a
change in the ID hysteresis direction and (2) a reduction of
the SS of the ID back sweep even below the fundamental
limit of 60mV/dec. We find that the charge generation is
mainly activated at a VGS above the transistor switching
transition. Thus, the effect on the SS in forward sweep
direction is small. In contrast, the de-trapping by resonant
tunneling into localized defect states on deep energy levels
significantly impacts the SS with a remarkable reduction
down to minimum values of 19mV/dec at room tempera-
ture. This leads to the conclusion that resonant tunneling
may be a mechanism, which could be exploited in alterna-
tive device technologies targeting the reduction of operating
voltage for low power consumption. On the other hand, the
observed hysteresis characteristic could be investigated for
low-power memory applications. That our device may be
suitable for such application is supported by the fact that
the charge trapping/de-trapping is stable upon cycling and
does not cause a permanent breakdown from oxide degrada-
tion. Furthermore, the device fabrication process flow is
compatible with the standard technology and requires less
layers than flash technology where another floating gate has
to be implemented within the gate stack.
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